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ABSTRACT 
The main purpose of the project is to design and simulate pulse generator impulse 
based for Ultra Wide Band (UWB) applications. The UWB technology is defmed by the 
Federal Communications Commission's (FCC), the signal must have bandwidth of 
greater than SOOMHz. The structure of the pulse generator is based on Complementary 
Metal Oxide Semiconductor (CMOS) and the topology of the circuit is adaptation of CR-
(RC)" pulse shaping network. The pulse generator circuit consists of variable length 
rectangle pulse generator, which mingles up cascaded inverter and N-voltage controlled 
with a CMOS quasi-Gaussian pulse-shaping filter. In this project, the author successfully 
designed and simulated the pulse generator. The simulation is done using Virtuoso 
Analog Design Environment (Cadence) which is able for integrated design circuit and 
used AMI 0.6um transistor technology. The circuit takes lOOMHz pulse as the input. 
Through the simulation, the author has proved to generate pulse with 660MHz passed 
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1.1 Background of Study 
The advantage of CMOS process in fabricating integrated circuits makes it the 
popular choice for digital circuit design. This is due to the low power consumption and 
costless fabrication involve. 
Since the CMOS was invented in 1963 by Frank Wanlass at Fairchild 
Semiconductor, the inventor realized that the CMOS shrank standby power by six times 
of magnitude over equivalent bipolar or PMOS logic gates [1]. Then more inventions 
were created in various type of fields or applications such as electrouics, computer 
system, imaging and wireless technology. The invented of wireless transceiver for 
Bluetooth and IEEE 802.11 WLANs is the example of applications of CMOS [2]. The 
performance of CMOS circuit at high frequency is comparable to those using bipolar 
devices due to CMOS aggressive scaling [2]. Ultra Wide band is one of the applications 
or technologies that can be applied for a wireless system 
Ultra Wideband (UWB) communication is different from all other communication 
techniques due to employing short time pulses and wide bandwidth to communicate 
between transmitter and receiver. The UWB signal required bandwidth greater than 
500MHz, which has been defmed by the Federal Communication Commission (FCC). 
UWB has a potential for low transruit power design, high performance in 
multipath channels and ability to work with low signal to noise ratio. The adaptation of 
CMOS architecture gives simpler transceiver. The transmission of low power pulse 
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eliminates the need for a power amplifier in UWB transmitter. Besides, the carrier less 
for UWB transmission, design do not need mixers and local oscillators to translate the 
carrier frequency to the required frequency band and consequently there is no need for 
carrier recovery stage at the receiver end. Because of that, CMOS design transmitter is 
noticeable less complicated and cheaper to design. 
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Figure l: Overall concept of pulse generator design 
Figure l shows the overall concept of pulse generator that used by [4]. Various 
CMOS design topology of generating pulse generator presented by [4, 7, 16] and 
different approaches of design and adopted. Before CMOS pulse generator design was 
introduced, there are other approaches for generating pulse generator such as step 
recovery diode (SRD) [17], avalanche transistor [19] and others. The criterion of low 
power design make CMOS design topology is more popular for VLSI design approach. 
Among the designs, pulse sources step recovery diode (SRD) is the most popular. Its 
employ graded doping when the doping level of the semi conductive materials is reduced 
as the PN junction is approached. This produces an abrupt turn-off by allowing a very 
fast release of stored charge when switching from forward to reverse bias. Thus it 
supports high repetition (up to several hundreds of MHz) and has been widely used in 
applications like high speed sampling circuitry. An input trigger source drives the SRD 
and generates a step. The step then passes through the short circuited transmission line 
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and gets reflected with 180 degree phase shift. The design of the broadband baluns was 
presented in many publications, but the circuits are rather complicated and take a space in 
the fmal design and introduced unwanted losses [4, 6, 7]. 
1.2 Problem Identification 
The project title is "Design and Simulate Pulse Generator Circuit". Therefore, the 
student is requires to design and simulate a pulse generator using CMOS technology. The 
additional work is to design a pulse generator in high frequency at least SOOMHz. The 
design process includes determining the circuit parameter such as transistor aspect ratio, 
design approaches etc. to obtain a pulse that can be generated at high frequency. 
1.3 Objectives 
The objectives of this project are: 
1. To design and simulate the pulse generator circuit that can transmit data at high 
frequency (0-900MHz) with the UWB technology application. 
2. To apply knowledge and hands-on experiences that independently working to the 
project with the guidance of a supervisor. 
3. To simulate and design circuit with Spectre software (Virtuoso Analog Design 





The pulse generator transmitter is combination of processes such as modulating, 
generating (obtain the pulse signal), transmitting signal. The pulse generator circuit that 
has to be designed is based correlated to UWB technology. Understanding the basic 
knowledge of Gaussian pulse and the basic of CMOS is the essential to design the pulse 
generator. Since the focus of this project is on the development of a pulse generator for 
an impulse-based system, it is essential to describe the type of pulses. The types of pulses 
are Gaussian pulses and Gaussian Monocycle pulses [7], [17]. 
2.1.1 The Gaussian Pulse 
Before generating an ultra short pulse, the desired wave shape must be determined 
for the system. There is various pulse shape design as presented by [15]. The most 
popular pulse shape for UWB communication systems is the Gaussian pulse since it has 
the lowest side-lobe compared to a rectangular or sinusoidal pulse because of Gaussian 
pulse contained most energy in the spectrum. 
A Gaussian pulse has the Gaussian shape as shown in Figure 2 and expressed as: 
V (t, fc' A)= Ae -2(n:tfc·' (1) 
where A is the amplitude of the monocycle pulse, and fc is the center frequency [5]. 
The real Gaussian pulse cannot be realized by equation (1), but can be approximated by 
CR-(RC)" pulse shaping network in the form of [9]. 
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2.1.2 The Gaussian Monocyele Pulse 
Taking the derivative of the equation for the Gaussian pulse (2), we can obtain the 
equation for a Gaussian monocycle pulse. 
(2) 
The centre frequency of the monocycle pulse is usually defined as (1tt)"1 Hz, 
where 't is defmed as the time between the maximum and minimum points of the 
monocycle pulse [5]. Figure 3 shows the Gaussian monocycle pulse and its frequency 
spectrum. There are various of pulse based introduced in [5, 7] . 
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Figure 3: Gaussian Monocycle Pulse and Frequency Spectrum 
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2.2 Logic Circuit Characterization 
To design a pulse generator circuit, there are some parameters that need to be 
understood especially CMOS basic operation, logic circuit characterization, circuit 
structure and the other relationship parameter to the design [1 0]. The most important 
factor that drives CMOS design development is dissipated the lowest power compare to 
other digital IC technology and logic circuit families. Some reasons for displacing 
conventional technology to CMOS technology are summarized below. 
• The power dissipation of CMOS is less than the BJT. This factor drives to 
pack more CMOS circuit on a chip compare to BJT technology. 
• High input impedance of MOS allow designer to use charge storage for 
temporary storage of information in both logic and memory circuit. 
• The technology is developing until 0.06um utilize channel as the features 
size of the CMOS circuit. 
For the next sub section will be discussed the parameters that usually used to characterize 
the performance and operation oflogic circuit family. 
2.2.1 Noise Margin 
Noise margin is the amount by which a signal exceeds the minimum amount for 
proper operation. The analysis of static operation logic circuit characterize by Voltage 
Transfer Characteristic (VTC) to evaluate the noise margin. From the VTC we can obtain 
the VoH, V rn, VoL, and V IL and evaluate the performance. The robustness of a logic 
circuit family determines by its ability to reject noise and thus the noise margin NMH and 
NML[9]. 
NMH = Vow Vrn (3) 
NML=VoL- VIL (4) 
6 
2.2.2 Propagation Delay 
Propagation delay, symbolized tp, is the time required for a digital signal to travel 
from the input(s) of a logic gate to the output. Obviously the shorter propagation delay 
the higher speed of logic circuit family can operates. The propagation delay defines as; 
!p = 0.5 (!pLH + !pHL) (5) 
2.2.3 Power Dissipation 
Power dissipation is an important issue in digital circuit design. The reason of 
reducing the gate power is to maximizing the number of gates on a chip. Thus, a compact 
and power effectives chip can be produced. There are two types of power dissipation in a 
logic gate; static and dynamic dissipation. Static dissipation occur when the absence of 
switching action whereas dynamic dissipation happen the only if gate is switched. An 
inverter operates from a power supply V00 and driving a load capacitance CL, dissipates 
dynamic power Po, as f, the frequency at which the inverter is being switched [10]. 
Po=VooCd (6) 
2.2.4 Fan-In and fan-Out 
Fan-in of a gate is number of the inputs. In the other hand, the fan-out is the 
maximum number of similar gates that a gate can drive while remaining within 
guaranteed specification [10]. The fan-out can reduce VoHand NMH. This will affect the 
level of noise in the design. 
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3.1 Design Flow 
CHAPTER3 
METHODOLOGY 
In order to design a pulse generator, the author to understand the basic concept of 
pulse generator it self and make use of all references related. Figure 4 shows the overall 












Figure 4: Flow of pulse generator design 
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3.1.1 Literature Study 
Figure 3 shows the design flow for the pulse generator. In the flow chart, the 
author begins the design phase by doing the literature review. The references such as 
[5, 9, 10, 14] brief deeply the author the way of designing the pulse generator. Among the 
focus in activity is to find the suitable logic style and the existing circuit that can 
implemented for high frequency operation. Among the sources of reference, include: 
i. IEEE explore: A lot of references and technical articles that discuss about the 
pulse generator design generally. These references can be a guild line for 
designing pulse generator circuit. 
ii. UTP library: Most of the technical books are available here. 
iii. The Internet: Online resources also provided many references for the circuit 
design, parameters assumption, fundamental of UWB and others. 
3.1.2 Research and Design Consideration 
A lot of sources that has been carried out for research on UWB technology and 
the pulse generator circuit design such as via internet and books that available at library. 
The pulse generator circuit is based on the CMOS technology. Thus, the author needs to 
study and understand the fundamental of CMOS circuit design. Reference from [10] 
refreshed the author a lot to understand the fundamental of designing of CMOS circuit 
design. Several references describe more details in design of pulse generator circuits with 
various type of topology and design approach. The most important thing is the design of 
the pulse generator circuit must fulfill the objective of the project; to design and simulate 
high frequency pulse generator circuit. Briefly, for this type of design, the modulated 
signal will be the input of the pulse generator. The designing process developed by using 
Spectre. 
3.1.3 Tools and Equipment Needed 





GAUSSIAN PULSE GENERATOR 
The Federal Communication and Commission (FCC) has classified the three 
bands range 0-960MHz, 3.1-10.6GHz and 22-29GHz [8]. From the previous designs, the 
first band will result better low power consumption, lower complexity of design and error 
and lower complexity. First, the desired wave shape must be determined either impulse 
based or multiple band pulse will be used for the design. The most popular pulse shape 
for UWB communication system is the Gaussian pulse due to the accurate location 
awareness and strong multi-path fading resistance compared to the other pulses. Figure 5 
below shows the spectrum mask and occupying a bandwidth of at least 500 MHz or more 
than 20% of the center frequency, which defined by the FCC. For pulse generator design, 
it is a requirement of the designers to fulfill the FCC power spectrum mask [18]. The 
scope of the project is designing the pulse generator circuit which one of the essential 
part in UWB transmitter showed by Figure 6. As mentioned before, this is one of the 
designs topology of designing impulse based pulse generator as shown as Figure 7. 
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CHAPTERS 
SIMULATION RESULTS AND DISCUSSION 
5.1 Introduction 
As the objectives mentioned earlier, the project required the author to design and 
simulate pulse generator circuit. It was a successful achievement by the author as the 
completion of the project. The simulation done by using Virtuoso Analog Design 
(Spectre) with AMI0.16um CMOS transistor technology. The software is suitable for this 
project rather than PSPICE or Multisim because the project itself involve micro 
technology analogue IC design. 
5.2 Simulation Setting 
In Spectre window, analysis chosen is transient with simulation time 1 OOns and 
time step 0.05ns. In this simulation, there is no convergence problem as the time step is 
sufficiently small to calculate the initial bias point required by Virtuoso analogue Design 
Environment to complete the job. Figure 15 below shows the essential step which library 
model setup as its loading the CMOS technology that desired to use. The transient 
analysis setting setup gives the value of stopping time at lOOns as shows on Figure 16. 
For the simulation, the supply voltage is 1.8V and bias voltage supplied by the voltage of 
1.4V. The value of time constants can be adjusted in three ways. There are varied the 
transistor sizing, increasing the numberi. of inverters and adding voltage controlled delay 
element. All three methods have their own advantages and disadvantages. Transistor 
sizing is simple to design, but it may require huge transistors in the last section. The 
voltage-controlled delay element can offer flexibility at the cost of an extra control signal 
but the tuning range is not too high. AIJ!three approaches can be applied together in order 
to get a better result. Figure 17 below shows the delay calculation setting for the rectangle 
pulse circuit design. 
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Figure 17: Delay calculation for Rectangle Pulse circuit 
5.3 Simulation Result and Discussion 
The input of the circuit is set to lOOMHz pulse repetition frequency (PRF). The 
result obtained is approximately same as the theoretical Gaussian pulse. Figure 19 shows 
the timing diagram and rectangle pulse result. The waveform is obtained from the point 
represented by the alphabets (Table!), which is showed by Figure 12. To obtain the 
rectangle pulse, NAND operation is applied to the point C output and point F output as 
shown in Figure 18. This is the crucial stage where the delay operation time for each 
inverters and the N-voltage control need to determine first. NAND logic sequence 
required either one of the inputs to be 0 to obtain positive rectangle pulse. Figure 20 
shows the rectangle pulse simulation generated pulse with SOOMHz passed frequency. 
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Table l: The substitution of waveform labeling 
Waveform name Representation 
Input A 
Inverter 1 B 
Inverter 2 c 
lnverter3 D 
Inverter 4 E 
NAND Output F 
Rectangle Pulse Output G 
Pulse Output H 
RecPtdse 
c ----' 


























Figure 20: Rectangle pulse output result achieved SOOMHz pass frequency 
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Ill 
Figure 21 is the evidence for the output result, Gaussian pulse alike. It is better to 
have different time constants in this (RC) n filter. The time constants can be increased by 
decreasing the (W/L) ratios of the transistors. Table 2 shows the aspect ratio transistor 
value for the design. By decreasing the width of the transistor will be increasing time 
constant. Furthermore, the gate and diffusion capacitances also decrease resulting in less 
load capacitances. In the CR-RC circuit described, there is a noticeable undershoot as the 
pulse attempts to return to the baseline. By using the pole-zero cancellation the peak 
shape can be improve and eliminates the overshoot. The result is an output pulse 
exhibiting a simple exponential decay to baseline with the desired differentiator time 
constant [9]. This circuit uses a zero to cancel a pole in the mathematical representation 
by complex variables [21]. M7 and M10 act to provide this adjustable resistance through 
bias control. 









~ > graph 1 selected: double-click to btlng up attribute dialog. 
75.5 76.0 76.5 
Figure 21: The pulse generator output result achieved 660MHz pass frequency 
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Table 2: Aspect ratio value of the PMOS and NMOS transistors 
AMl 0.6um Aspect Ratio Transistor Technology 
Transistor Width( urn) Length( run) 
Ml 2.4 600 
M2 1.5 600 
M3 2.4 600 
M4 1.5 600 
M5 2.4 600 
M6 1.5 600 
M7 1.5 600 
M8 2.4 600 
M9 1.5 600 
MlO 1.5 600 
Mil 2.4 600 
Ml2 1.5 600 
M13 2.4 600 
Ml4 2.4 600 
M15 1.5 600 
M16 1.5 600 
Ml7 2.0 600 
M18 1.2 600 
M19 1.9 600 
M20 1.5 600 
M21 2.4 600 
M22 0.9 600 
M23 1.8 600 
M24 1.5 600 
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16) 
Figure 22: Rectangle pulse generator circuit diagram 
V«kl 
T 
Figure 23: Quasi Gaussian filter circuit diagram 
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CHAPTER6 
CONCLUSION AND RECOMMENDATIONS 
6.1 Conclusion 
Throughout the project, the author has become aware of the challenges and 
complexity in designing integrated circuit for high frequency application. The whole 
project itself is a new learning process for the author. In particular, the following 
objectives set in the beginning have been achieved. 
i. To design pulse generator at least SOOMHz and that can transmit data in high 
frequency. 
ii. To use CMOS logic style in the design. From the simulation, it is verified that 
the chosen logic style can be used for high frequency application. 
iii. To use Spectre cadence software in the circuit simulation. In this project, 
Spectre has been used extensively, from the modeling until simulation 
process. 
Working on this project has been a constant challenge since the beginning. 
However, the experience gained and the insight learned is more than what is attained in 
classroom. Therefore, it is hope that the new found knowledge can be used to design 
other challenging circuits. 
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6.2 Re(!ommendations 
For two semesters, many things have been learned for completing the project. 
Even though the project has reached the objectives, there are some improvements to be 
made for better result. Some of the recommendations are specifically include; 
6.2.1 Design with Different Topology 
From the references that have been used, there are various pulse generator circuit 
design with different approach. One interesting approach of designing the pulse generator 
is using the H-bridge circuit and off chip filter as reported by [20]. The features of H-
bridge, which provide balanced positive and negative currents, are suitable for generating 
the antipodal UWB pulse. The circuit design is also implementing below 1 GHz UWB 
system. Interesting study of various pulse comparisons includes power consumptions and 
antenna effect consideration in the design. 
6.2.2 Design Applications Improvement 
In this design, the author makes assumption of high frequency input for 
generating the pulse. The scope of the project required to generate the pulse generator. 
Thus, for the next improvement the author suggests to implement the pulse generator in 
the application design such as reported by [7, 2]. The applications of UWB are very 
interesting to explore and implementing it to the daily life such as WP AN and RFID 
technology. The world nowadays urged wireless connection and reduced the wired 
connection. The assumption is made due to the complexity of the modulation circuit 
design (creating the high frequency pulse from the low frequency) 
30 
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APPENDICES 
Appendix A: PMOS transistor process parameter 
• NBBII SPICE BSIII3 iERSIOII 3.1 (HSPICE Level 49) P.IIRIIMET!RS 
• level 11 for Cadence Spectre 
* DATE: Jan 25/99 
• LOT: n8bn WAF : 03 
* Temperature_paraaeters•Default 
.IIODEL aai06P PIIOS ( LEVEL•ll & 
lrERSION=3.1 & 
Tll0l·1=27 & 
TOX=l. 411!:-8 & 
1C:T •1. 5E-7 & 
HCH•l.7El7 & 
VlCH0•-0.9179952 & 
Kl=O. 5575604 & 
K2=0. 010265 & 
KC:=14. 0655075 & 
K3B=-2.3032921 & 
WO=l. 1478291!:-6 & 
NLX•1.114768E-10 & 
D1lTIJW:a0 & 
mrr11Y•5. 31!:6 & 
DVT2¥1•-0.032 & 
mrro-2. 2896412 & 
mrrl=O. 5213085 & 
DVT2=-0.1337987 & 
U0=202.4540953 & 
Ui\•2. 2901941!:-9 & 
UB=9. 7797421!:-19 & 
UC=-3.697711!:-11 & 
VSAT•1.307891E5 & 
i\0=0. 8356881 & 
AGS=0.1568774 & 
~0=2.3659561!:-6 & 
-- ~-• (ObjC Abbrovl--132--Top-------------------· 
Write file: /tMp/fr-BUBlCl/riCou-cdk-1.5.1/modelo/opectre/nam/0 
34 
Bl=SE-6 & 
KETA•-5. 769328!-3 & 
A1=0 & 
A2=1 & 
RDSW=2. 746814!3 & 
PRWG=2.34865E-3 & 
PP.iiB•O. 0172298 & 
WR•1 & 
WiliT•2.586255E-7 & 




DWB•9. 857534!-9 & 
VOFF=-0.0837499 & 
NFACTOR=1. 24l5529 & 
GIT=O & 












PSCBE2=4. 974352!-9 & 
:-- aoiO&P.a Ob'C Abbrev --L44--38%-------------------
Write ile: /eop/fr-B 
PVAG=l0.9914549 & 
DEL'TA""O. 01 &: 
HOBHOD•l &: 
PRT"'O & 




lJAl =4. 31E-9 & 
'Ulll=-7. 61E-18 & 
UCl•-5. 61!:-11 & 
iiT=3. 3E4 &: 
Tt/L=O &: 
"\'fLH•l & 






Ll'm .. t & 
L\IL=O & 
C.I\P!il0D=2 &: 
l:P.oRT•O. 4 & 
CGD0"'2. 4E-10 &: 
CGS0"'2.4E-10 &: 
CGBO=O &: 
c.J•7. 273568!-4 & 
PB•0.9665597 & 
















PE =0. 9665597 & 
!!J =0. 4959837 & 
GJS\1=3.114708!-10 & 
PBSW•0.99 & 
H.JS\1•0. 2653654 & 
PVTH0=9.420541E-3 & 





-- aaiO&P.a (ObjC Abbrev)--L101--Bot------------------
Write file: /tmp/fr-B081Cl/ncou-cdk-1.5.1/aodels/spectretnoa/O 
Appendix B: NMOS transistor process parameter 
~8BII SPICE BSDIJ VERSION 3.1 (HSPICE Level 49) P1dUIME'l'ERS 
• level 11 for Cadence Spectre 
* Dll~: Jan 25/99 
* LOT: n8bn WAF: 03 
* Temperature_parameters=Default 
. MODEL ""i0611 NIIOS ( LE11EL•11 & 
VERSION=3.1 &: 
'DT0!-1•27 & 
TOX•l. 41E-8 & 
:{J=l.SE-7 St 
l-JCH•l. 7!:17 & 
VTI!O•O. 7086 & 
Kl =0. 8354582 & 






DVTl\•1•5. 3E6 Sc 
D'iJT2W ... -0. 032 &: 








w =0. 5292985 & 
b.GS=0.1463715 & 
B0=1. 283336!-6 & 
Bl•l. 409099£-6 & 












m·r ... o & 
mm=-1. 446149E-8 & 
mm=2. 0775391!:-8 & 
VOFF=-0.1137226 & 
HFACTIJR=l. 2880596 & 
GlT•O & 











PSCBJ'Cl=5. 9980121!:9 & 
PSCBE2=3.788068E-8 & 
PVAG=0.012927 & 
DELT1>=0. 01 & 
:MOBHOD=l &: 
PRT=O & 
UTE•-1. 5 &: 
KTl=-0.11 & 
KT::;=U.U~:l & 
UlH=4. 311!:-9 & 
Ulll=-7.611!:-18 & 
UC:l=-5.61!:-11 & 












;;p,;,r;.T=O .4 & 
GGDO=l. 991!:-10 & 










PK:l=O. 0253069 & 
WKE:Ti\•0. 0188633 & 
LFETi\=0. 0204965 
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